This file is from Wikimedia Commons and may be used by other projects.
The description on its file description page there is shown below.
Summary
DescriptionMetastability D-Flipflops.svg
English: Metastability in digital circuits: Simplified schematic how a data line can cross different (asynchronous) clock domains (CLK_A and CLK_B) to minimize the risk of metastability with a double buffer D-Flipflop chain.
Русский: Схема возникновения метастабильного состояния в триггере тактируемом по фронту сигнала
Date
Source
Own work
Author
wdwd
Other versions
English .gif
English .svg
Russian .svg
Licensing
I, the copyright holder of this work, hereby publish it under the following license:
to share – to copy, distribute and transmit the work
to remix – to adapt the work
Under the following conditions:
attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
share alike – If you remix, transform, or build upon the material, you must distribute your contributions under the same or compatible license as the original.